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I. OBJECTIVE .
• *, ' ' . • r
The Objective of this contract is to design, develop and
fabricate a hardened power transistor that will meet ox* exceed
the performance requirements of future.electronic systems that
«
must operate in severe nuclear space radiation environments.
Many space and missile programs are limited by the
susceptibility of semiconductors to radiation damage. Of the
semiconductor devices, power transistors are usually the most
difficult to harden and therefore limit the hardness of an
electronic system. There are now a number of design and processing
techniques that can be applied to improve their post-radiation
gain, saturation voltage and second breakdown characteristics for
a range of currents and voltages. . . .
Today, silicon planar transistors can be expected to degrade
but to retain useful performance characteristics in the range of
1 x 10 n/cm to 1 x lO-^  n/cm , with signal devices remaining
capable of operating in the top half of the decade, but with
power transistors falling in the bottom half of the decade. Since
the gain of power devices after irradiation can now be made
comparable to signal, devices for large applied voltages by shallow
base diffusion, the proposed effort concentrates on the additional
requirements for power transistors of gain fall-off at high
currents, saturation voltage and high temperature performance.
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II. Device Hardness arid Diffusion Technique . : ,
Past experience in the field of radiation hardened devices
indicates that current gain is the key parameter to be considered
in hardening transistors. A model which relates changes in gain
to neutron fluence levels is expressed by: ,
1 - _! = KrR (<V ~ Ql>7~ 7~ £> *• •*•
• V " hFEp hFE0 • • • . . - ' . • -
which is an expression of the gain degredation 1 - 1
.:. . . " ; . . " ''•: " . .-:, hFEp hFEo
as a function of:
a) the radiation.fluence level (Q2 - QI)
b) the base transit time (T-Q )
c) the radiation damage factor Ke
Of these factors the only one with which the designer has any
real freedom is the base transit timeT~B. .
' • ' •'•"••'' 2 ' ' "B = W . where W = base width
2 D
• ; , nB DnB = Diffusion Const.
, . ' • , for electrons in base.
The main objective is to minimize the base transit timeT"B by
controlling the base width of the device. This dimension can
only be optimized to the limit of the voltage requirement of the
application. Some effect onT' can also be had by changing the
diffusion constant Dne by various base doping modifications.
Lower base concentrations tend to decrease Dng but will also
lower the maximum operating voltage of the device.
In order to obtain the intrinsic base transit time the gain
bandwidth product must be measured at different current levels in
the linear region and plotted. However, using f{- as the parameter
to obtain the base transit time is not completely accurate.
- . * ~ • •
From the expression '_-".-'"•
1 = 1- . KT (CTE + C ) + B
2T-f. KQ ql . * 2.43
T Z - ' " - - - - • G . . . -
it can be seen that f is also a function of the emitter and
collector junction Capacitances while T" is a physical property
of the base. -
The direct measurement of the base width W_ is a better
o
indicator of T _. than the above method. The Solitron device
o
hardness is achieved by maximum base width control. Production
lots are limited in size and one wafer is used as a control, this
wafer is sectioned after base and emitter diffusion. The base
width is measured by interference technique. Using these techniques
the base width can be controlled quite easily. The devices will
be double diffused NPN Silicon types. Because of the narrow
highly doped base region required shallow diffusion techniques
will be necessary. Solitron is using its programmed emitter
diffusion techniques for these devices. This technique affords
maximum reproducibility to the process. It is estimated that a
base width WD of approximately . 3u and a base doping of abouta
183 x 10 atoms/cc will be needed to meet the transistor design
goals of breakdown voltage and gain.
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III. SCOPE OF WORK
- •'•-"-•• •: .,.-•'• ' . , : - - • .•'... < -f • . ' • ' " '
- ' • .,---* - ' , . — . -'*-.'?•'-
A. 100 Ampere Transistor"' "
Three geometries were investigated to determine which one
would, be best for the 100 ampere operation. The chips were
designated as the 7R, 8R and 8R-DA. The geometrical details












































































Geometrical Details of Hardened Pg^ er' Transistor Chips.
• . . '•-% ' ' . •
The 8R chip geometry did not produce any devices suitable
to the 100 amp application. It was found that the base area
was too large to support the shallow diffusion (1.5n-1.9|i)
necessary for radiation resistance. The problem was that any
type of microscopic contamination would mask the diffusion
causing low breakdown voltages or collector to emitter shorts
after the emitter was diffused. This type of problem is not
as critical for normal power devices because the deep base
diffusions (^ lOu) in most cases will diffuse under microscopic
contamination and wipe out its effect. The same problem was
experienced with the 8R-DA chip. The base area was just too
large to support the radiation type diffusion.
The 7R chip geometry proved more feasible due to the
smaller total area and the design of the chip. It incorporates
two bases diffused into the chip which made up the total area.
This kept the possiblity of microscopic contamination to a
minimum and a successful radiation type diffusion was accomplished,
This 7R geometry incorporates an interdigitated structure
of sixty.emitter stripes each forty mils in length and one mil
in width. This - is to maximize the device emitter periphery in
order to minimize the phenomenon of emitter edge injection at
high current levels which wouid' cause excessive gain degradation
when subjected to a high energy neutron environment.
The radiation type diffusion that was originally proposed
was for a base widt2i of approximately 0..3U. This base width,
however„ was found to be too narrow for a large area device to
yield any transistors v/ith a 90 volt BVceo. In order to sustain
this breakdown voltage,' the base width had to be increased to
a range of 006n tp 0.8ii. This range should be adequate for a
neutron flux density in the upper decade of the range from
1 x 1014 n/cm2 to 1 x 1015 n/cra20
Since the 7R chip is a 25 Amp chip, it was proposed that
this chip would be used as a unit cell and that the 100 amp
capability would be accomplished by paralleling a number of
these chips to reach the required capability. This is common
practice in the power transistor field, however,'care must be
exercised to match the chips for BVceo and gain. The chips for
this contract were matched for BVceo within five volts and the
gain was matched within 5% at 5 volts/500 ma.
Devices were assembled to ascertain the number of chips
needed in parallel to reach the 100 amp capacity. Six units
with two chips were assembled and four units with three chips
were assembled, all in the TO-114 package. Electrical tests
indicated that the best that could be expected from these devices
was 70.amp operation (see data) at room temperature. Since the
TO-114 package will not hold more than three chips comfortably,
it was decided to try the HKCG motor control package which was
in development for a NASA project and would accept a greater
number of chips. A one month delay was experienced in this
portion of the project waiting for a package to become available.
An HKCG motor control package was assembled with four chips
in parallel. This assembly did not meet the 100 Amp requirement
due to contamination of a source gas during fabrication. No other
packages were available at this time and a three months delay in
this portion of the project was experienced before inore packages
became available. It should be noted that Solitron was
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fabricating these packages frbm raw'materials for. another NASA
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contract which had. priority on their availability. ,
When the package problem eased, assembly procedures were started
again. No problems were encountered in mounting the chips in the
package but problems were experienced in hermetically sealing, the
package. The method of sealing that was used was to braze the cap
onto the package utilizing a goId-germanium preform at 385°C in a hydrogen
atmosphere. It was found .that the hydrogen was absorbed in the oxide
surface of the chip causing an inversion type surface electrical
lea-kage. The unit recovered when the .cap ..was..removed and then vacuum
baked at 300°C0 . . !
The obvious method of correcting this problem, that of coating
the transistor chips with a silicone resin, is not feasible as the
resin will not withstand a high radiation fluence level. However,
a package consisting of six chips in the HKCG motor control package
was assembled with varnish coating in order to secure electrical
data. The device was tested for Hpe, VCE (sat) and VBE (sat) in
increments up to 120 amps (see data). The device was destroyed in
attempting to test above 120 amps. .
Since the HKCG package presented sealing problems, six low
voltage chips were assembled in a TO-68 weldable package and tested
for 100 amp capability, at room temperature. The tests on this
unit was favorable so assembly was begun on the twenty devices to
satisfy the terms of the contract.
It was .found that this package configuration would support 90
Volt Vceo (sus) at 100.amps but would fail randomly at higher
temperatures. The maximum temperature achieved before failure was
210e>C and the minimum was 125°C. Ten of these devices were sub-
mitted to NA.SA-MSFC for critical analysis. The mechanism appears ~
to be thermal stress causing the weakest chip to go into secondary
breakdown. This causes the current load to avalanche to the other
chips causing complete destruction.
It was felt that a redesign of the pac)cage was necessary. The
proposed package would incorporate eight transistor-chips to further
reduce the load on each individual chip and a much heavier copper
base than the TO-68 to help dissipate .the heat from the chips.
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This new paclcage" was ^des-igned- 'and . fabricated -and- twenty-six
devices, were assembled .for testing. When attempting to test these
units for BVceo (sus), it was found that they were prone.to severe
oscillation. In fact the oscillation was so severe that it was
impossible to test them, even at room temperature, without destroying
them. It is felt that the oscillation was caused by the additional
wiring made necessary by increasing the number of chips from six to
»
eight since it was not observed on any of the devices previously tested.
In addition, some of the chips used to fabricate these devices were from
the same diffusion runs that provided chips for the devices in the
TO-68 package. Twenty of these devices were submitted to NASA-MSFC
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B. Five'Ampere Transistor ' " ' •
The proposed chip to satisfy this portion of the contract
was the BR100 chip which is 62.5 mils x 90 mils in size. Upon '
re-appraisal of the specifications of the contract,. it was decided
to substitute the BR200 chip which is 80 mils x 120 mils . It was
felt that the larger chip would be better able to withstand the
stringent environmental conditions.
Sample devices from the initial diffusion run were assembled
in the TO-111 package. These units were tested for Vceo (sus) at
high temperature using single shot indictive technique. The units
failed betv/een 250°C to 260°C. It was felt that the package was
too small to adequately dissipate the heat from, the chip.
The next several diffusion runs were made attempting to meet
the proposed base width of 0.3u. It was found that this base width
would not support the 90 volt Vceo. By increasing the base width
to 0.6n the required voltage was sustained.
In order to determine, the size package needed to dissipate
the heat, the next available chips were mounted in the TO-62 package.
These units were tested and the failure range was between 270°C and
290°C. This indicated an improvement over the TO-111 .package but
the package appears to be inadequate for 300°C operation.
Since going to a larger package increased the temperature
response of the chip, additional devices were assembled in the TO-61
package. Two types of devices were fabricated. One type being
single chip"c on struct ion and the other being dual chip construction.
These devices were tested for high temperature response and the
TO-61 package increased the average temperature capability approx-
imately 5°C over the TO-62 package. It was also noted that the ^
expected difference between the single die construction and the
dual die construction did not materialize. Since the dual construction
was, in general, slightly lower voltage than the single construction,
it was decided to repeat the experiment.
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A new sample was fabricated and the devices were tested
with essentially the same results. This sample showed very ,
little difference in the voltages of the two types of construction.
At this -time it was decided that reducing the duty cycle might
increase the "high temperature capability. Therefore, the devices
were re—tested at a 10% duty cycle instead of the 50% duty cycle
which had been used previously. This resulted in transistor
operation at 30O°C. In addition samples from lot 3R-6 were
retested with the same result. The temperature was not raised
above 3OO°C due to the limitation of the equipment.
In view of the above results a lot of forty devices of dual
chip construction in the TO-61 non-isolated pacltage was fabricated.
The delivery of twenty of these units was made on 6-3-71 to satisfy
the requirements off exhibit A, para. B2b of the contract.
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C. 10 Ampere Rectifier. :
A planar rectifier was designed for this project to provide
a device capable of assembly with a .hard eutectic mount and
aluminum wire bonding. This device was designed for a 30 amp
capability under normal operating conditions to insure the device
operation at high temperature.
The first two diffusion rxans yielded devices which would
meet the reverse voltage characteristics but were too "high in
forward voltage characteristics. This problem was solved by
diffusing an N+ layer into the back of the slice.
Twenty-five devices were assembled in DO-5 packages and
tested at 300°C. The reverse leakage at 200V VR and 300°C
ranged between 11 MA. and 25 MA. Twenty of these devices were
delivered to I3ASA-MSFC on 7-12-71 to satisfy the requirements
of exhibit A, para. B.2C of the contract.
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IV. DISCUSSION
For a semiconductor, device, whether it be a rectifier or a
transistor, it is usual practice to base the maximum power rating
on the theoretical allowable temperature the junction can attain.
For silicon this is about 250°C. Beyond this temperature, the
conduction becomes predominantly intrinsic, and the junction loses
its rectification properties.
This is illustrated on. a graph of resistivity versus temperature,
for N—type silicon. This graph was reproduced in part from current
literature. -The 10-*-5 doping curve -is the-nearest-illustrated one
to the doping level required to fabricate the six to eight ohm-cm
material needed to sustain a 90 volt BVceo. The curves for the
required material would fall between the 10^ and the lO-^ curves
but closer to the 1015 curve. ,
It can be seen that the 1015 curve peaks in resistivity at
about 210°C. It becomes more conductive from this point until
it meets the intrinsic curve at about 295°C. It is at the peak
of the curve that the mobile carriers created by thermal
ionization of the intrinsic semiconductor begin to outnumber the
impurity-donated carriers and this continues until the semiconductor
becomes completely intrinsic. The curves for the required material
meet the intrinsic curve at lower temperatures than the 10^ -5 curve.
: This is the main problem encountered in attempting to fabricate
a 300°C operating silicon device. Marginally successful operation
was attained with the five ampere transistor and the power rectifier
because these devices were made much larger than necessary for
normal operation to allow for the increased power dissipation. The
five ampere device would be normally rated as a twenty ampere device
and the 10 ampere device would normally be a thirty ampere device.
The problem was greatly increased in attempting to fabricate
a 100 ampere device to operate -at 300°C. Experiments indicated
that paralleling the devices was a reasonable approach up to a
certain point for temperature up to 200°C. When attempting to in-
crease the power dissipation, it was found that problems in oscillations
occurred. The oscillation was- probably due to the increase in wiring
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necessary to connect the chips and possibly a mis-match of gain
at high currents,, Since gain can only be measured at low current
(500 ma) in chip form, it is difficult to predict the match at
high current (100 amp) within ten percent. A mis-match could cause
one chip to pass more current than another chip leading to
destruction. This coupled with thermal stress on the breakdown
characteristics of the device leading to secondary breakdown virtually
makes it impossible to fabricate the device.
The.jpr.ob-l.ein .is further complicated ..by -the radiation hardness
specifications of t&e device. This limits the starting resistivity,
the epitaxial thickness, diffusion depths, base width, and the
physical size of the device that-will support the shallow diffusions.
In view of the complications encountered, it is felt that
functional reliable devices fabricated from silicon can not be
expected to operate at 300°C and that radiation resistance may be
enhanced if the voltage requirement could be lowered so that • lower





" ' --• ' ' ' DOUBLE DIEFUSED EPITAXIAL
• ' ' •: RADIATION HARDENED DEVICE '
^ _ - ~ ' - ~-~
J
~-~ ~^ ~~ ~~
l
 f~~~" " ~ LJI ^ r ~~ " ~ '— '•''•-
PROCESS FLOW. .
1. Receive Slices • .
. 2.' Run Make Up and Clean Slices ' • - 'j ^
3. 'Oxidize Slice • > •
, h. B.ase Photo Resist ., - - ' - '
* '
a) Coat & Bake
. -.-bj Mask & Expose • "-. .' . ' '
c) Develop . ' -- .
*-' . * '" " '
d) Inspect & Bake - , ' - . ! '
<_ ' ' • •-
" e ) Etch ' • • • • " • ; ; '
' • ' » -•. • '• ••
• 5. . Boron Deposition ' . - . / - . •
. 6. .Boron Deposition <
7. Remove Borpn Glass ' '
* • • '
8. Boron Diffusion«(-Base) •; . • '- , . * '-,.''
• 9. Emitter Photo Resist ;
- a) Coat •& Bake '"' ': - ' : 1 ' ';
±' .' ••'••* ' • ' ' • ' • ' '' ' •'.b) Mask & Expose ' .
 ( : • • ' . '
c) Develop . ' , . ,
d) . Inspect & Bake .
- * • e) Etch' • ' ' - , . ' . ' • • * •
10. •'. Phosphorous Deposition -Clean


































APPD. -^^^-^ NO. •
Tarre. 1 of U
REVISION DATE , E.O.
PROCESS FLOW. ' ' "• '
:? o
12. Low Temperature Oxide >- .
13. Contact Photo Resist
i - ~
a) .Coat & Bake ,';.
b) Mask & Expose •
•* • - .
:
 c) Develop ' . '.
d) Inspect & Bake
.» "
"e') Etch ' '• , '




•'•••• 16. Aluminum Removal Photo Resist
-* ' .a) Coat .& Bake
bj Jfes-k & Expose . • • r.
" '• * *
c) Develop * . ,
•' * "
d) Inspect & Bake
e) Etch and Photo Resist Removal
"^  *****
• 17. Sinter Aluminum Contacts
•'.• 18. 300°C Vacuum Bake (Wafer)
 :
i 19. Wafer Scrp.be ' • . . .
/
2'0. Dice Separation ' - '.'
21. Clean Dice • '
22. Test Dice Electrical . . . , •
23. -Visual Die Inspect























1 ' .-- .
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"•25. Mount Die ' * '
26. Ultrasonic Lead Attach (die)




 > . . , ' - • '
30. 'Clean Cap - ' ' .
31. -Vacuum Bake -Assembly & Caps
" * • . ^ *• •
_32. Encapsulate
' -.33. Fine Leak ;
=
-3^. Heat Age . ' / • . ' •
•35. Thermo Shock ' '
• 36. Bubble Test .
 ;; ,
. " . 1
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3 or h
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R I V I E R A BEACH. FIORIDA
FOR
. DOUBLE DIFFUSED EPITAXIAL
RADIATION HARDENED DEVICE.
DATES -7. 70 ' DRWN. KW
CHKD. ^^. .
APPD. *T>?>^ NOT - I
^l Of ]!
REVISION DATE . E. O.
OPTIMUM FABRICATION
PARAMETERS










Boron Diffusion Time. DRY
Boron Diffusion Temperature DRY
Flow Rate Og
Boron Diffusion Time WET
Boron Diffusion Temperature WET
Water Temperature

































3± .5 f '
20t5 KA°
REVISION R E C O R D
8 \ R E OR A WN * tf £ I/ AS" \4-4- -72 F-/6
RESISTIVITY
5.A.CM + 2 0 %
SUBSTHATE - SEE DRAWING 602298-1 REV. A SjxCM + 207,
EXCEPT NOTE 5. DISLOCATION7 DENSITY LESS THAN 500 PER CM
EPITAXIAL LAYER: . .
I
1. EPITAXIAL LAYER - TYPE N (PHOSPHORUS DOPED) SEE TABLE.
2. LAYER THICKNESS - 25 + 4 AI. MEASURED BY IR METHOD IN 4
MICRO:'} GROUPS OR INDIVIDUALLY MARKED.
2
3. STACKING FAULTS - 100 CM MAXIMUM.
A. SURFACE - FREE FROM VISUAL DEFECTS IF POLISHED.
* • » '
5. LESS THAN SIX (6) SURFACE DEFECTS IF NOT SURFACE POLISHED;
6. NO SURFACE SPIKES HIGHER THAN TWO (2) MICRONS.
7. BACK LAPPED TO 12 'MICRONS FINISH IF EPITAXIAL BUILD UP ON'
BACK EDGE OF SLICE IS GREATER THAN 12 MICRONS.
8. MO INVERSION. .
NOTE: VISUAL DEFECT AMD STACKING FAULT COUNTS ARE NOT TO BE
CHECKED WITHIN 1/3" OF OUTER EDGE, EXCEPT FOR EDGE CROWN.
D R A W I N G NUMBER








N E X T A S S Y T O L E R A N C E
ONE P L A C E (.01 i.020
TWO P L A C E (.co) i.oio
E PLAC.E I .OCOI ±.005
rnACTIONA.L. i






D R A F T I N G
ENGINEER
A P P R O V E D
D E V I C E





D R A W I N G NUMBER
60 2 I 1.1 B
ENGINEERING DEVICE ..SPECIFICATION




' • * • • . . '
3. -Oxidize Slice
U. Base Fnoto Resist
-V
a) Coat & Bake
* ^ . •
.b)' .Mask & Expose
\ "
c) . Develop
d). Inspect & Bake
" .
"e'). Remove Oxide .
5. Clean "
• • ' - ' *
6. Boron Depositio'n" :
T- Reflux '- \ .
. .; • ':. }
8. Boron Diffusion".
9. Etch Photo Resist
a) Coat & Bake
b) Expose ' •
• c) Develop
d) B- ke
* e) Remove Oxide
10. . Clean "
 4
11. Phosphorous Deposition .





21h, U13, and 290'.
358'
550 or 660









ZE, 30 AMPERE POWER DIODE (SILICON PLA!.'AR;
DATE ti-o-72'
CHKD. „




a) Coat & Bake
r
b) Mask & Expose
. c). Develop . .
dj Bake,
e) Remove Oxide
• 13- Aluminum Evaporation Clean
1^. Aluminum Evaporation
-'•"•15. Metal Eton Photo-Resist ••
a) Coat & Bake ; '
- a.
 t
•b) Mask & Expose
' c») Develop "
d) Inspect & Bake
.-•
 ;e) 'MetalyEtch : " : . '
16. Sinter Aluminum. '• :
17- Bake
18. Scribe-. -' '.
t
19- . Dice Separation'. • '• . ' ..
20. Load Block
21. . Electrical Test (TDK)
22. Clean Dice '
23.- Mount Die
2k-. Ultrasonic Lead Attach
25.' Resistance Weld •
STANDARD •OPERATION DETAIL
214, '1*13, and 290
350 ,. -
358 ' ' ' '
660 or 550 -
309, 355, '-of 696
»
(




 : - ;
1
 313 ; • •
.-;-
 ;" 332 •. • ' '
• ; See TDE Sheet
• .'. 331' . ' '
' • 260
; ' 2 5 7 ; . .
• 258
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PROCESS FLOW . '' ' . - ' ' .
26'. "Stamp Assembly . • •
27..- Vacuum Bake -
28. Encapsulate ' ..:''•'
29,. ' Crimp Weld . • ' ;
30'. •• Therma' Shock
;31., Helium' Leak Test
* " . '
32. .Heat Age -
* \ , ' •
33 '••„ Pressure Bomb (Gross Leak)
-3k. Classify .
STANDARD OPERATION DETAIL




262 . . ' - . . . • • .
5 5 5 . . - •
26l or 5.6l
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5' Dwell; 5' Source; 20' Soak
60-80














5' Dv;ell; 5' Source; ^0 Min Soak in




FINAL DIFFUSION * TEMP.
TIME
SLOW COOL
BASE WIDTH (W. )b
* SPECIAL PROCESSING CONSIDERATIONS: See Past history for actual
Final Diffusion Time.
SLICE PART NO.














ONE P L A C E i.o) i.oso
TWO P L A C E 1.00! t.010
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ONE PLACE (.0) 1.020
TV/O P L A C E (.00) ±.010
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DRAWING TITLE
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I 00 AMP RAD.
DRAWING NUMBER
I T - A -524
D R A W I N G NUMBER
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+ . 00 3
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t J E X T A S S Y . T O L E R A N C E
ONE P L A C E (.01 i.ono
TWO P L A C E _L.OO). .±.010








A P P R O V E D




SPE SPEC. S C A L E FULL S/Z£
D E V I C E I 00 AMP RAD.
DRAWING NUMBER
/ T-A - 5 2 5




6 0 0 6 9 3
02;
RES/STANCE WELD
I T - A - 5 2 5
6 0 0 7 3 4
6 0 2 4 .9 4
,:,..' (a) .
6 0 0 5 5 9
5 0 0 9 7 4
O**W.NO T I T U C
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TRANSISTOR DIVISION
RIVIERA BEACH. FLORIDA
3 X S / Z f
/OO AMP RAD. I T - B - 5 2 6
;«*!«* ^ '">- *.
60200,
BASE MASK
6 0 Z 4 9 Z , C O N T A C T 'MASK
METAL MASK
/40.OO -
NOTES: • • ' .
l'. ALL DIMENSIONS ARE IN MILS. (I MIL°.OOl (NCH.) * A R E .
. . 'FOR REFERENCE O^LY.
Z. ONE HALF OF DETAIL ELEMENT SHOWN. GEOM~ETRr MUST
• . ' • • BE SYMMETRICAL 'ASO(JT CENTERLINE SHOWN. ALIGNMENT
.. T A R G E T S NOT TO BE INCLUDED IN STMMETnr , ONt.r
T A R G E T PER ELEMENT.
MASK
7-77^1 SOUTROH D E V I C E S INC.
U^Ji^ TRANSISTOR DIVISIONRSVICfTA DL'ACM. fLORtD
ICQ x SIZE
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ONE BL ACE (.0) t.020
TWO D L A C E t.oo) i.oio
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ULTRASONIC BOND
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.V. MATERIAL ' - 3 : / , 52 A L L O Y ,
COPPER CORE.
N E X T A S S Y TOL1SR ANC E
ONE "LACE (.0! 1.02C
T,'/O P L A C E I.OCl) -i.C'.O
T H R E E P L A C E 1.000) ±.00 5
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NEXT ASSY TOL S T A N C E
CMS PI. ACE I.CI 1.030
~f-O P L A C E (.001 ±.010
THREE P L A C E ! . 0 0 0 1 ±.008
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ENGINEER
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I.MS SOLITRON DEVICES INC.
TRANSISTOR DIVISION
RIVIERA BEACH. FLORIDA
SPE SPEC. S C A L E 4 x S IZE
DO -5
D R A W I N G
7 0 - 4 5 9 /
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: CLEAA/ WITH Ho -RESIDUE OR PARTICLES w TVBJBS
Of? ON
SEALS <=
MFTER W H I C H LEAKAGE SHALL NOT EXQEIIb I X: j.Qj
f§C/SEC» RISE T I M E 5 M T N . TIME AT TEMP | HR. MM., '
ROOM AMBIENT COOL*
IMJ:N;IMUM BREAKDOWN VOLTAGE ACROSS GLASS TO BE;
•TERMINAL MUST WITHSTAND 20 LJ ,
 wns, w, cr, tll, ^
1®RUUE AFTER WHICH LEAKAGE SHALL NOT EXCEEEB 1 X IQi"9 AIM
(C'C/,SEC..
(0LA'SS TO HE fOPAO.UE,
1PJSRT MUST MEET CONDITION OF THERMAL SHQSK, WtL STB
IME33H33D J1'07A, TEST CONOJTJON C-10 CYCLES, AFTER
ILE'AKA'QE ISHAUL NOT EXCEED Jl X JO'? ATM CC/SEC.
iPA'RiT MOST JMEET fOOWMTa^NS 'Of THERMAL SHQgK <@tASS
;M:|IL ;ST:D 750, IMETH0D 31056 (CONDITION A, 30 CYCLES,
ATM §9/§lS,
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D R A W I N G NUMBER
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LMS SOUTRON D E V I C E S IKC.
TRANSISTOR DIVISJON
' RIVIERA GEACH. FLORIDA
4 X SIZE
DO - 5 TD-4585
ti\r*\
-.0 10 MAX. F(.
OR CHAMFER
NOTES'- ' '
/. ' .go 2'MAX. BURR ALLOWED.
. 2. ROLL THREADS TO WITH IN
OF HEAD.
3. O'lAMETER OF .UNTHREADED PORTION
STEM TO BE .220/235.
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